IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

In Re Application of:)
Maliszewski) Examiner: W. Lin
Serial No. 09/217,498) Art Unit: 2154)
Filed: December 21, 1998)
For: METHOD AND APPARATUS TO)
TEST AN INSTRUCTION SEQUENCE)
)

PRELIMINARY AMENDMENT

ATTN: BOX PATENT APPLICATION ASSISTANT COMMISSIONER FOR PATENTS Washington, D.C. 20231

Sir:

In response to the Office Action mailed December 4, 2000, Applicant submits this amendment and response for consideration. Please consider the following:

IN THE CLAIMS

(Un-annotated versions of the amended claims follow these annotated versions)

1. (Second Amendment) A method comprising:

- generating a <u>software</u> test module to produce a test result by performing a test on [the sequence of] instructions;
- in the [sequence of] instructions, replacing a first instruction comprising a target address with a second <u>non-identical</u> instruction having an instruction address in the [sequence] instructions, the second instruction to transfer control to the test module; and
- storing the target address encrypted in a table, the test module to locate the target address in the table and to set an execution address to the target address if the test result indicates the [sequence of] instructions [is] <u>are</u> to proceed.
- 2. (First Amendment) The method of claim 1 further comprising compacting the [sequence of] instructions to eliminate a hole created by replacing the first instruction with the second instruction.
- 4. The method of claim 1 further comprising:

 profiling the [sequence of] instructions to identify the first instruction as an instruction to replace.
- 5. (Second Amendment) A device comprising:
 - a processor;
- a machine-readable storage medium coupled to the processor by way of a bus, the storage medium having stored thereon [a sequence of] instructions which, when executed by the processor, cause the data processing device to
 - [generating] generate a software test module, the [generated] test module to produce a test result by performing a test on the [sequence of] instructions;
 - in the [sequence of] instructions, replace a first instruction comprising a target address with a second non-identical instruction having an instruction address in the [sequence] instructions, the second instruction to transfer control to the test module; and
 - store the target address in an encrypted table, the test module to locate the target address in the table and to transfer control to the target address if the test result indicates the [sequence of] instructions [is] <u>are</u> to proceed.

6. (First Amendment) The device of claim 5 in which the [sequence of] instructions, when executed by the processor, further cause the device to:

compact the [sequence of] instructions to eliminate a hole created by replacing the first instruction with the second instruction.

- 7. (First Amendment) The device of claim 5 in which the [sequence of] instructions, when executed by the processor, further cause the device to:
 - corresponding the target address with the instruction address in the encrypted table.
- 8. (First Amendment) The device of claim 5 in which the [sequence of] instructions, when executed by the processor, further cause the device to:
 - profile the [sequence of] instructions to identify the first instruction as an instruction to replace.
- 9. (First Amendment) An article comprising:
- a machine-readable medium having stored thereon [a sequence of] instructions which, when executed by a data processing device, cause the data processing device to:
 - generating a <u>software</u> test module to produce a test result by performing a test on the [sequence of] instructions;
 - in the [sequence of] instructions, replace a first instruction comprising a target address with a second non-identical instruction having an instruction address in the [sequence] instructions, the second instruction to transfer control to the test module; and
 - store the target address in an encrypted table, the test module to locate the target address in the table and to transfer control to the target address if the test result indicates the [sequence of] instructions [is] are to proceed.
- 10. (First Amendment) The article of claim 9 in which the [sequence of] instructions, when executed by a data processing device, further cause the data processing device to:
- compact the [sequence of] instructions to eliminate a hole created by replacing the first instruction with the second instruction.

- 11. (First Amendment) The article of claim 9 in which the [sequence of] instructions, when executed by a data processing device, further cause the data processing device to:
 - correspond the target address with the instruction address in the encrypted table.
- 12. (First Amendment) The article of claim 9 in which the [sequence of] instructions, when executed by a data processing device, further cause the data processing device to:
 - profile the [sequence of] instructions to identify the first instruction as an instruction to replace.
- 13. (First Amendment) An article comprising:
 - a machine-readable medium having stored thereon:

[a sequence of] instructions which, when executed by a data processing device, cause the data processing device to:

transfer control to a <u>software</u> test module when a second instruction having an instruction address in the [sequence] <u>instructions</u> is executed by the data processing device, the second instruction replacing a <u>non-identical</u> first instruction comprising a target address;

a test module, the test module comprising

a table comprising a target address of the replaced first instruction; and
test instructions to produce a test result by performing a test on the [sequence of] instructions, the
test module to locate the target address in the table and to transfer control to the target
address if the test result indicates the [sequence of] instructions [is] are to proceed.

14. (First Amendment) The article of claim 13 in which the [sequence of] instructions further comprise[s]

instructions to load the test module.

16. (Second Amendment) The article of claim 14 in which the test module further comprises: instructions moved from the [sequence of] instructions, the instructions moved to make room in the [sequence of] instructions for the instructions to load the test module.

(Un-annotated)

1. A method comprising:

generating a software test module to produce a test result by performing a test on instructions; in the instructions, replacing a first instruction comprising a target address with a second non-identical instruction having an instruction address in the instructions, the second instruction to transfer control to the test module; and

storing the target address encrypted in a table, the test module to locate the target address in the table and to set an execution address to the target address if the test result indicates the instructions are to proceed.

2. The method of claim 1 further comprising

compacting the instructions to eliminate a hole created by replacing the first instruction with the second instruction.

4. The method of claim 1 further comprising: profiling the instructions to identify the first instruction as an instruction to replace.

5. A device comprising:

a processor;

a machine-readable storage medium coupled to the processor by way of a bus, the storage medium having stored thereon instructions which, when executed by the processor, cause the data processing device to

generate a software test module, the test module to produce a test result by performing a test on the instructions;

in the instructions, replace a first instruction comprising a target address with a second non-identical instruction having an instruction address in the instructions, the second instruction to transfer control to the test module; and

g - 111111

store the target address in an encrypted table, the test module to locate the target address in the table and to transfer control to the target address if the test result indicates the instructions are to proceed.

6. The device of claim 5 in which the instructions, when executed by the processor, further cause the device to:

compact the instructions to eliminate a hole created by replacing the first instruction with the second instruction.

7. The device of claim 5 in which the instructions, when executed by the processor, further cause the device to:

corresponding the target address with the instruction address in the encrypted table.

8. The device of claim 5 in which the instructions, when executed by the processor, further cause the device to:

profile the instructions to identify the first instruction as an instruction to replace.

- 9. An article comprising:
- a machine-readable medium having stored thereon instructions which, when executed by a data processing device, cause the data processing device to:

generating a software test module to produce a test result by performing a test on the instructions; in the instructions, replace a first instruction comprising a target address with a second non-identical instruction having an instruction address in the instructions, the second instruction to transfer control to the test module; and

- store the target address in an encrypted table, the test module to locate the target address in the table and to transfer control to the target address if the test result indicates the instructions are to proceed.
- 10. The article of claim 9 in which the instructions, when executed by a data processing device, further cause the data processing device to:

compact the instructions to eliminate a hole created by replacing the first instruction with the second instruction.

11. The article of claim 9 in which the instructions, when executed by a data processing device, further cause the data processing device to:

correspond the target address with the instruction address in the encrypted table.

12. The article of claim 9 in which the instructions, when executed by a data processing device, further cause the data processing device to:

profile the instructions to identify the first instruction as an instruction to replace.

13. An article comprising:

a machine-readable medium having stored thereon:

instructions which, when executed by a data processing device, cause the data processing device to:

transfer control to a software test module when a second instruction having an instruction address in the instructions is executed by the data processing device, the second instruction replacing a non-identical first instruction comprising a target address;

a test module, the test module comprising

a table comprising a target address of the replaced first instruction; and test instructions to produce a test result by performing a test on the instructions, the test module to locate the target address in the table and to transfer control to the target address if the test result indicates the instructions are to proceed.

- 14. The article of claim 13 in which the instructions further comprise instructions to load the test module.
- 16. The article of claim 14 in which the test module further comprises:

instructions moved from the instructions, the instructions moved to make room in the instructions for the instructions to load the test module.

		0.00	
		Office must recognized	
1		that such a strained	
		interpretation of the act	
		of "replacing" will not	
		stand on appeal.	
		It is improper and	
		illogical to assert, as the	
		Office does, that the	
		plain meaning of the	
		claim terms "a first	
		instruction" and "a	
		second instruction" refer	
		to the same identical	
		instruction. However,	
		Applicant has amended	
		the claims so that no	
		further disagreement on	
		this point can occur.	
store the target address	The DSP call instruction	The claims recite that	
in an encrypted table,	may include a	control is transferred to	
the test module to locate	displacement field	the target address if the	
the target address in the	which comprises an	test result indicates that	
table and to transfer	index into a table of		
		instructions are to	
control to the target	DSP routine target	proceed. No such	
address if the test result	addresses [Col. 11 lines	teaching may be found	
indicates that the	30-40].	in any of the cited	
instructions are to		references. Mills teaches	
proceed.		that control is always	
		transferred to either the	
		target address of the	
		DSP routine or to the	
		emulation routine. The	
		"test result" of Mills	
		comprises an indication	
		of whether or not the	ļ
		DSP is present and	
		enabled. If present,	
		control is transferred to	
		the DSP routine;	
		otherwise, to the	
		emulation routine. No	
		determination is made	
		by the decoder of Mills	
		as to whether or not the	
		instructions are to	
		proceed. Such teaching	
C1 : 14		is simply absent.	
Claim 14	Corresponding Element	Analysis	Notes
	in Prior Art Cited By		
	Office Action		
The article of claim 13	Mills taught that the	The Office is now	The Office must clarify
in which the instructions			
III WALLET CHO HADEL GOLD TO	sequence of instructions	apparently identifying	what elements of the
further comprise	sequence of instructions	apparently identifying the instructions	
	sequence of instructions further comprises	the instructions	cited references are
further comprise	sequence of instructions		

REMARKS

In an Office Action mailed December 4, 2000, claims 1-12 are rejected under 35 U.S.C. 103 as unpatentable over Mills et al (U.S. Patent 5,721,945 – henceforth Mills) in view of Bianco (U.S. Patent 5,386,471 – henceforth Bianco). Claims 13-16 are rejected under 35 U.S.C. 102(e) as anticipated by Mills. Please consider the following remarks in light of the amended claims. Note that references herein to "the Office" refer to the Examiner in his capacity as representative of the Patent and Trademark Office.

Mills teaches a system including a processor and a digital signal processor (DSP). The DSP and processor cooperate by way of a DSP call instruction. When the DSP is present in the system, the call instruction invokes a function of the DSP. Otherwise, the DSP call is emulated by the processor. The target address is either the starting address of a routine in the processor instruction set, or the starting address of a routine in the DSP instruction set [Col. 4, lines 6-46]. If the DSP is present the target address is used to invoke the DSP to execute the DSP routine. Otherwise the target address is used to invoke the processor routine via a processor subroutine call [Col. 5 lines 37-52]. The DSP call instruction may include a displacement field which comprises an index into a table of target addresses [Col. 11 lines 30-40].

There is a great deal of confusion and apparent contradiction is the Office Action concerning what specifically is identified as the test module in the cited prior art. To clarify what the Office Action is apparently treating as the "test module" in the prior art, Applicant provides the following table.

Claim 1	Corresponding Element	Analysis	Notes
	in Prior Art Cited By the		
	Office		
generating a test module	the decode unit performs	The Office cites the	The claims have been
to produce a test result	a test on the sequence of	decode unit as	amended to indicate the
by performing a test on	instructions being	performing the test on	test module is software.
instructions;	decoded to see if there is	the instructions, e.g. the	None of the references
	a DSP call instruction in	decode unit is the test	teach a software test
	the sequence	module. However this	module.

assertion is contradicted below. Note that the claims recite more than merely performing a test, e.g. generating the test module. There is simply no teaching whatsoever in Mills of generating the test module (decode unit) which performs the in the instructions. As noted, the Office It is a clear contradiction The claims have been replacing a first previously equates the to first assert that the amended to indicate that instruction comprising a decode unit to the test decode unit is the test the first and second target address with a module, e.g. the thing module to meet one instructions are nonsecond instruction that performs the test. limitation of the claim. identical. having an instruction Here, however, the and then in the address in the Office asserts that the subsequent sentence to instructions, the second DSP instruction, when assert the opposite, e.g. instruction to transfer executed, could cause that the DSP core is the control to the test transfer of control to test module. Mills module; either the DSP core or a simply does not teach DSP subroutine. the DSP core "wherein both are parts performing any test of the test module". whatsoever on the Here, the Office relies instructions. It cannot be upon both the DSP core the test module, and it is and the DSP subroutine not part of the decoder. being part of the test Such teaching is simply module, e.g. the absent from the prior art decoder, the thing that and cannot be relied performs the test. There upon as a basis of is simply no teaching, rejection. suggestion, or inference in Mills that the decode Mills does not teach unit comprises the DSP instruction replacement. core and the DSP Mills teaches that the subroutine. Mills decoder transfers control teaches exactly the to either a DSP routine opposite, that the core or an emulation routine. and decoder are based upon whether or distinctly separate. The not the DSP core is teaching of Mills is present and enabled. No clear: the decode unit act of instruction tests the sequence for a replacement occurs. DSP call instruction. How can the Office and the DSP core assert that the act of comprises DSP code "replacement" is met by which may be invoked leaving the sequence by that call instruction. completely unaltered (or, as the Office describes it, "replacing the [instruction] by itself"? Surely the

memory.	instructions to be	referring to the decoder	module".
	decoded by the decoding	as the test module, the	
	unit and to be executed	references fail to	
	by the DSP core are the	demonstrate how	
	instruction to load the	instructions can load a	
	test module.	decoder. Rather, it is	
	1	well established in the	
		art that the opposite is	
		true - a decoder loads	
		instructions (to decode	
		them).	

Regarding claims 2, 6, and 10, compaction to eliminate holes produced by replacing a first instruction with a second instruction is not well known in the art such that Official Notice may be taken. Producing a reference which provides such teaching would be trivial if indeed such practice were so well known, and yet the Office has provided none.

Regarding claims 4, 8, and 11, profiling the instructions to identify a first instruction to replace with a second instruction is not well known in the art such that Official Notice may be taken. Producing a reference which provides such teaching would be trivial if indeed such practice were so well known, and yet the Office has provided none.

Regarding claim 15, the Office asserts that the decode unit treats the DSP call instruction as a typical subroutine call and transfers control to the execution unit for DSP simulation. The Office asserts that this is an equivalent mechanism to an exception handler. The Office is incorrect as a matter of technology. An exception handler invokes the exception handling capabilities of the execution platform, which, for example, may involve software or hardware interrupts, among other techniques. Exception handling involves setting a handler and generating an exception; a mere subroutine call does not.

In light of these argument and the amendments, Applicant believes that all claims are in condition for allowance. Applicants respectfully request allowance of all claims.

Dated: 1-16-01

Charles A. Mirho Registration No. 41,199

c/o Blakely, Sokoloff, Taylor & Zafman, LLP 12400 Wilshire Blvd. Seventh Floor Los Angeles, CA 90025-1026 (503) 264-0967

'Express Mail' mai	iling label number_	EL0344	3982502	>
	JANUAR			
hereby certify that I	am causi ng this pa	per or fee to be dep	posited with the U	nited
States Postal Servic	e "Express Mail Pos	Office to Address	ee" service on the	date
indicated above and	that this paper er	ice has been addr	essed to the Assi	stan
	atents, Washington,			
SQHick	2		1/17/01	
Signature			Date	